




Multi-Level Current Mirror Schematic:




Dummies Used for the Layout:





Layout:



DRC Report:



LVS Report:



Problems Faced while performing layout:

1. The formation of the grid: The grid earlier became a 8x8 matrix which became too difficult to route. Later we got a solution that we can simply combine two NMOS which have the same nets between them and form a grid of 8x4, half the earlier size.
2. Keeping the smallest distance between two NMOS: There were a lot of wires which were induced later in the grid and due to these it was difficult maintaining a consistency in the grid.
3. Tapping: I was having a problem with the tapping in the middle. It was creating a problem with the wires which were already there and I had to route those connections using different metal wires.